Difference between revisions of "CoE 197U S2 AY 2021-2022"
Jump to navigation
Jump to search
Ryan Antonio (talk | contribs) |
|||
Line 71: | Line 71: | ||
* Model interconnects as parasitic resistances and capacitances and estimate corresponding delay | * Model interconnects as parasitic resistances and capacitances and estimate corresponding delay | ||
| | | | ||
− | * Slides: Power and Energy [https://drive.google.com/file/d/ | + | * Slides: Power and Energy [https://drive.google.com/file/d/1gbC7LNLFHcncVy0QKoAVykm5zr6tY8D5/view?usp=sharing PDF] |
* Slides: Interconnects [https://drive.google.com/file/d/1Or0KnHb3v0awBcXZHd8CfN2oEP5l3cRj/view?usp=sharing PDF] | * Slides: Interconnects [https://drive.google.com/file/d/1Or0KnHb3v0awBcXZHd8CfN2oEP5l3cRj/view?usp=sharing PDF] | ||
| | | |
Revision as of 16:01, 19 February 2022
- Introduction to Analog and Digital Integrated Circuit Design
- Semester Offered: 2nd semester
- Course Credit: Lecture: 3 units (2 units lecture, 1 unit lab)
Catalog Description
IC Fabrication. CMOS gates. Logical Effort. Interconnect. Memory Elements. MOS Amplifiers. Current Sources. Differential Amplifiers. Operational Transconductance Amplifiers. Pre-req: EEE 41 or EEE 131. 5h (2 lec, 3 lab) 3 u.
Syllabus
Module | Topics | Outcomes | Resources | Activities |
---|---|---|---|---|
Part I: Digital Integrated Circuits | ||||
1 |
|
|
| |
2 |
|
| ||
3 |
|
| ||
4 |
|
| ||
5 |
|
| ||
Part II: Analog Integrated Circuits | ||||
6 |
|
|
| |
7 |
|
|
| |
8 |
|
|
| |
9 |
|
| ||
10 |
|
|
|
|
References
- Rabaey, Chandrakasan, Nikolic, Digital Integrated Circuits, 2ed., Pearson 2002.
- Gray, Hurst, Lewis, Meyer, Analysis & Design of Analog Integrated Circuits, Wiley 2001.
- Johns, Martin, Analog Integrated Circuit Design, Wiley 1997.
- Design of Analog CMOS Integrated Circuits, Behzad Razavi, McGraw-Hill, 2000.
- R. Jacob Baker, Circuit Design, Layout,and Simulation, 4ed., IEEE Press 2019.