Difference between revisions of "CoE 197U"
Jump to navigation
Jump to search
(19 intermediate revisions by 5 users not shown) | |||
Line 43: | Line 43: | ||
| | | | ||
| | | | ||
− | |||
* [https://drive.google.com/drive/folders/1lW3RflMSI0DUz3Rb2CCvzhABtaKJXQRt?usp=sharing Lab 01]: The MOSFET Switch and The Inverter | * [https://drive.google.com/drive/folders/1lW3RflMSI0DUz3Rb2CCvzhABtaKJXQRt?usp=sharing Lab 01]: The MOSFET Switch and The Inverter | ||
|- | |- | ||
Line 58: | Line 57: | ||
* Slides: Logical Effort [https://drive.google.com/file/d/1OmX857DUfy0X_asE1DKYCIrr9TwwMMvX/view?usp=sharing PDF] | * Slides: Logical Effort [https://drive.google.com/file/d/1OmX857DUfy0X_asE1DKYCIrr9TwwMMvX/view?usp=sharing PDF] | ||
| | | | ||
+ | * [[CoE197U-A3.1]]: Logical Effort | ||
* [https://drive.google.com/drive/folders/1IaQsQZEfm57A4HbENHF_BZrPzi_iwLzQ?usp=sharing Lab 02]: Inverter Characteristics, Ring Oscillator, and Buffers | * [https://drive.google.com/drive/folders/1IaQsQZEfm57A4HbENHF_BZrPzi_iwLzQ?usp=sharing Lab 02]: Inverter Characteristics, Ring Oscillator, and Buffers | ||
|- | |- | ||
| style="text-align:center;" | 4 | | style="text-align:center;" | 4 | ||
| | | | ||
− | * Power and Energy | + | * [[ CoE 197U Power and Energy | Power and Energy ]] |
− | * Interconnects | + | * [[ CoE 197U Interconnects | Interconnects ]] |
| | | | ||
* Identify sources of power and energy consumption in digital circuits | * Identify sources of power and energy consumption in digital circuits | ||
Line 76: | Line 76: | ||
| style="text-align:center;" | 5 | | style="text-align:center;" | 5 | ||
| | | | ||
− | * Memory Elements | + | * [[ CoE 197U Memory | Memory Elements ]] |
− | * Timing | + | * [[ CoE 197U Timing | Timing ]] |
| | | | ||
* Enumerate and distinguish different memory element classifications | * Enumerate and distinguish different memory element classifications | ||
Line 85: | Line 85: | ||
* Slides: Memory [https://drive.google.com/file/d/1PEUGraNKqPlbqWAljKm1onDU_kUUpk2S/view?usp=sharing PDF] | * Slides: Memory [https://drive.google.com/file/d/1PEUGraNKqPlbqWAljKm1onDU_kUUpk2S/view?usp=sharing PDF] | ||
* Slides: Timing [https://drive.google.com/file/d/1PEg80QK6j8bnSphWYS9hCrJ-gEOLGuyz/view?usp=sharing PDF] | * Slides: Timing [https://drive.google.com/file/d/1PEg80QK6j8bnSphWYS9hCrJ-gEOLGuyz/view?usp=sharing PDF] | ||
+ | * Slides: Timing Discussion [https://drive.google.com/file/d/1TvtFsCeWpNUtuFKQrUlx80oc0gTxrYhF/view?usp=sharing PDF] | ||
| | | | ||
+ | * [[CoE197U-A5.1]]: Timing | ||
* [https://drive.google.com/drive/folders/1blJPdFy2G7IbzKCFb-2kXf1_vAcJGQ9O?usp=sharing Lab 04] : Basic Memory Devices | * [https://drive.google.com/drive/folders/1blJPdFy2G7IbzKCFb-2kXf1_vAcJGQ9O?usp=sharing Lab 04] : Basic Memory Devices | ||
|- | |- | ||
Line 99: | Line 101: | ||
* Derive the two-port network representation of MOS amplifiers. | * Derive the two-port network representation of MOS amplifiers. | ||
* Identify the appropriate application of a MOS amplifier topology based on its two-port parameters. | * Identify the appropriate application of a MOS amplifier topology based on its two-port parameters. | ||
− | | | + | | |
+ | * Slides: DC and AC Analysis [https://drive.google.com/file/d/1J5bNkvjyJ5dF0HWpcLABiQq9WOlnyqje/view?usp=sharing PDF] | ||
+ | * Videos: [https://www.youtube.com/watch?v=4tEYeFiYwWI&list=PL4if6jkKNTz9RgsB4Gq_g374b4oLYOAeH&index=1 Part 1] [https://www.youtube.com/watch?v=lD7ejAl4Ue4&list=PL4if6jkKNTz9RgsB4Gq_g374b4oLYOAeH&index=2 Part 2] | ||
| | | | ||
|- | |- | ||
Line 109: | Line 113: | ||
* Sketch the Bode plots of the transfer function. | * Sketch the Bode plots of the transfer function. | ||
* Estimate the dominant pole using ZVTCA. | * Estimate the dominant pole using ZVTCA. | ||
− | | | + | | |
+ | * Slides: Frequency Response [https://drive.google.com/file/d/1IA9OF95XS4FV852IuIpbY5iy1KquA4VI/view?usp=sharing PDF] | ||
+ | * Videos: [https://www.youtube.com/watch?v=1AzlCV_AXgg&list=PL4if6jkKNTz9RgsB4Gq_g374b4oLYOAeH&index=3 Part 1] [https://www.youtube.com/watch?v=I3I6CBye0rU&list=PL4if6jkKNTz9RgsB4Gq_g374b4oLYOAeH&index=4 Part 2] [https://www.youtube.com/watch?v=55w6EXRSR1M&list=PL4if6jkKNTz9RgsB4Gq_g374b4oLYOAeH&index=5 Part 3] | ||
| | | | ||
|- | |- | ||
Line 117: | Line 123: | ||
* High-Swing Current Sources | * High-Swing Current Sources | ||
| | | | ||
+ | * Understand ideal and real sources | ||
+ | * Analyze MOS simple current mirror | ||
+ | * Analyze High-swing current sources | ||
| | | | ||
+ | * Slides: Current Sources [https://drive.google.com/file/d/19jU1NupCk66ta6Q3tJyWFYDUagqaZCQs/view?usp=sharing PDF] | ||
+ | * Slides: High-Swing Current Sources [https://drive.google.com/file/d/15dsEE2jcVoUNasZmvCOlewN77UxfOieB/view?usp=sharing PDF] | ||
| | | | ||
|- | |- | ||
| style="text-align:center;" | 9 | | style="text-align:center;" | 9 | ||
| | | | ||
− | * MOS Differential Pairs | + | * [[ CoE 197U MOS Differential Pairs | MOS Differential Pairs ]] |
− | * Two-Stage MOS Operational Transconductance Amplifiers | + | * [[ CoE 197U Two-Stage MOS Operational Transconductance Amplifiers | Two-Stage MOS OTA ]] |
| | | | ||
+ | * Understand differential circuits | ||
+ | * Analyze MOS differential pairs | ||
+ | * Understand operational amplifier operation | ||
+ | * Analyze Miller Operational Amplifiers | ||
| | | | ||
+ | * Slides: MOS Differential Pairs [https://drive.google.com/file/d/10p4T9_5qMXiXPeVU0B0yHmzmtTabiQ43/view?usp=sharing PDF] | ||
+ | * Slides: Miller Op-Amp [https://drive.google.com/file/d/1ARDhJZ5SXZ9aMOgDCBVHqwkQAiG0FLsn/view?usp=sharing PDF] | ||
| | | | ||
|- | |- | ||
Line 136: | Line 153: | ||
* Explain how to design a folded cascode OTA. | * Explain how to design a folded cascode OTA. | ||
| | | | ||
+ | * Slides: Folded Cascode [https://drive.google.com/file/d/1Tg0ZyYzh-rQPGdOqmonEXNXNYPkhJ-aW/view?usp=sharing PDF] | ||
| | | | ||
|- | |- |
Latest revision as of 18:09, 7 May 2021
- Introduction to Analog and Digital Integrated Circuit Design
- Semester Offered: 2nd semester
- Course Credit: Lecture: 3 units (2 units lecture, 1 unit lab)
Catalog Description
IC Fabrication. CMOS gates. Logical Effort. Interconnect. Memory Elements. MOS Amplifiers. Current Sources. Differential Amplifiers. Operational Transconductance Amplifiers. Pre-req: EEE 41 or EEE 131. 5h (2 lec, 3 lab) 3 u.
Syllabus
Module | Topics | Outcomes | Resources | Activities |
---|---|---|---|---|
Part I: Digital Integrated Circuits | ||||
1 |
|
|
| |
2 |
|
| ||
3 |
|
| ||
4 |
|
| ||
5 |
|
| ||
Part II: Analog Integrated Circuits | ||||
6 |
|
|
||
7 |
|
|
||
8 |
|
|
||
9 |
|
|||
10 |
|
|
|
References
- Rabaey, Chandrakasan, Nikolic, Digital Integrated Circuits, 2ed., Pearson 2002.
- Gray, Hurst, Lewis, Meyer, Analysis & Design of Analog Integrated Circuits, Wiley 2001.
- Johns, Martin, Analog Integrated Circuit Design, Wiley 1997.
- Design of Analog CMOS Integrated Circuits, Behzad Razavi, McGraw-Hill, 2000.
- R. Jacob Baker, Circuit Design, Layout,and Simulation, 4ed., IEEE Press 2019.