CoE 197U Memory

From Microlab Classes
Revision as of 20:30, 23 March 2021 by Anastacia Alvarez (talk | contribs) (Created page with "In this lecture, we will cover the following topics: * Classification of Memory * Static and Dynamic Latches and Registers * Pipelining Use the provided slide deck to guide y...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

In this lecture, we will cover the following topics:

  • Classification of Memory
  • Static and Dynamic Latches and Registers
  • Pipelining

Use the provided slide deck to guide you through this discussion. The main reference for this lecture is the Digital IC book[1]

Memory Classification

Latches and Registers

Pipelining

Next: Timing

References

  1. J. Rabaey, A. Chandrakasan, B. Nikolic, Digital Integrated Circuits, 2nd ed., 2002