Difference between revisions of "CoE 197U"
Jump to navigation
Jump to search
Line 48: | Line 48: | ||
* Logical Effort | * Logical Effort | ||
| | | | ||
+ | * Design CMOS static gates | ||
+ | * Estimate delays of cascaded logic gates | ||
+ | * Design multistage networks for optimal speed | ||
| | | | ||
| | | |
Revision as of 11:24, 22 February 2021
- Introduction to Analog and Digital Integrated Circuit Design
- Semester Offered: 2nd semester
- Course Credit: Lecture: 3 units (2 units lecture, 1 unit lab)
Catalog Description
IC Fabrication. CMOS gates. Logical Effort. Interconnect. Memory Elements. MOS Amplifiers. Current Sources. Differential Amplifiers. Operational Transconductance Amplifiers. Pre-req: EEE 41 or EEE 131. 5h (2 lec, 3 lab) 3 u.
Syllabus
Module | Topics | Outcomes | Resources | Activities |
---|---|---|---|---|
Part I: Digital Integrated Circuits | ||||
1 |
|
|
|
|
2 |
|
|||
3 |
|
|
||
4 |
|
|||
5 |
|
|||
Part II: Analog Integrated Circuits | ||||
6 |
|
|
||
7 |
|
|
||
8 |
|
|||
9 |
|
|||
10 |
|
|||
11 |
|
|
||
12 |
References
- Rabaey, Chandrakasan, Nikolic, Digital Integrated Circuits, 2ed., Pearson 2002.
- Gray, Hurst, Lewis, Meyer, Analysis & Design of Analog Integrated Circuits, Wiley 2001.
- Johns, Martin, Analog Integrated Circuit Design, Wiley 1997.
- Design of Analog CMOS Integrated Circuits, Behzad Razavi, McGraw-Hill, 2000.