Difference between revisions of "CoE 197U The CMOS Inverter"
Jump to navigation
Jump to search
| Line 32: | Line 32: | ||
== Power Dissipation == | == Power Dissipation == | ||
| + | |||
| + | {| | ||
| + | |[[File:Cmos short ckt current.png|thumb|465px|Figure : The CMOS switching current<ref name="king2003-2">Tsu-Jae King's UCB EECS40 (Fall 2003) Lecture 27 Slides ([https://inst.eecs.berkeley.edu/~ee40/fa03/lecture/lecture27.pdf link]).]] | ||
| + | |[[File:Cmos short circuit transient.png|thumb|465px|Figure : The CMOS transient power dissipation<ref name="king2003-2"/>.]] | ||
| + | |- | ||
| + | |} | ||
== Energy Consumption == | == Energy Consumption == | ||
Revision as of 18:48, 5 March 2021
Contents
The Inverter Voltage Transfer Characteristics (VTC)
The Ideal Inverter VTC
 Figure : The ideal inverter voltage transfer characteristic (VTC)[1]. |
Static Design Metrics
 Figure : The non-ideal inverter voltage transfer characteristic (VTC)[1]. |
 Figure : The CMOS inverter voltage transfer characteristic (VTC)[2]. |
Noise in Digital Circuits
Noise Rejection
Noise Margins
The Regenerative Property of Inverters
Inverter Delay
 Figure: Logic delay definitions [1]. |
Power Dissipation
 Figure : The CMOS switching current<ref name="king2003-2">Tsu-Jae King's UCB EECS40 (Fall 2003) Lecture 27 Slides (link). |
 Figure : The CMOS transient power dissipation[3]. |
