Difference between revisions of "CoE 197U The CMOS Inverter"
Jump to navigation
Jump to search
| Line 24: | Line 24: | ||
== Inverter Delay == | == Inverter Delay == | ||
| + | |||
| + | {| | ||
| + | |[[File:Timing definitions.png|thumb|400px|Figure: Logic delay definitions <ref name="wu2014"/>.]] | ||
| + | |- | ||
| + | |} | ||
== Power Dissipation == | == Power Dissipation == | ||
Revision as of 14:12, 5 March 2021
Contents
The Inverter Voltage Transfer Characteristics (VTC)
The Ideal Inverter VTC
 Figure : The ideal inverter voltage transfer characteristic (VTC)[1]. |
Design Metrics
 Figure : The non-ideal inverter voltage transfer characteristic (VTC)[1]. |
Noise in Digital Circuits
Noise Rejection
Noise Margins
The Regenerative Property of Inverters
Inverter Delay
 Figure: Logic delay definitions [1]. |
