Difference between revisions of "CoE 197U The MOS Switch"

From Microlab Classes
Jump to navigation Jump to search
Line 10: Line 10:
  
 
{|
 
{|
−
|[[File:NMOS output tt.png|thumb|400px|Figure 2: The NMOS output characteristics.]]
+
|[[File:NMOS output tt.png|thumb|400px|Figure 2: The 45nm NMOS PTM<ref name="asu-ptm">Arizona State University Predictive Technology Models (PTM) [http://ptm.asu.edu/ website]</ref> output characteristics.]]
 
|-
 
|-
 
|}
 
|}

Revision as of 14:25, 4 March 2021

Levels of Abstraction

Figure 1: Levels of abstraction[1].

What is a Transistor?

The Switch Model of a Transistor

Figure 2: The 45nm NMOS PTM[2] output characteristics.

NMOS vs. PMOS Transistors

References

  1. ↑ A. Ghosh, Fault Modeling in Chip Design - VLSI DFT, 2020 (link)
  2. ↑ Arizona State University Predictive Technology Models (PTM) website
Retrieved from "https://classes.up-microlab.org/index.php?title=CoE_197U_The_MOS_Switch&oldid=2446"