Difference between revisions of "CMOS Technology and Fabrication"

From Microlab Classes
Jump to navigation Jump to search
Line 21: Line 21:
 
|}
 
|}
  
−
[[File:42-years-processor-trend.png|thumb|400px|Figure 4: Scaling and processor performance<ref name=rupp2018>Karl Rupp, '''
+
[[File:42-years-processor-trend.png|thumb|500px|Figure 4: Scaling and processor performance<ref name=rupp2018>Karl Rupp, '''42 Years of Microprocessor Trend Data''', https://www.karlrupp.net/2018/02/42-years-of-microprocessor-trend-data/</ref>.]]
−
42 Years of Microprocessor Trend Data''', https://www.karlrupp.net/2018/02/42-years-of-microprocessor-trend-data/</ref>.]]
 
  
−
In many cases, this reduction in delay, which translates to increased clock frequencies, it not really realized, due to the increased heat dissipation requirements at high clock frequencies, since <math>P_\mathrm{digital} = \alpha\cdot C\cdot V_{DD}^2\cdot f</math>, where <math>\alpha</math> is the activity factor of a digital circuit, <math>\alpha</math> is the effective capacitance being driven, <math>V_{DD}</math> is the supply voltage, and <math>f</math> is the clock frequency. This is evident in Fig. 4, where even though the transistor count increases due to scaling, the power limits the further increase in clock frequencies. Thus, in order to increase performance, designers use "More than Moore" techniques such as parallelism.
+
In many cases, this reduction in delay, which translates to increased clock frequencies, it not really realized, due to the increased heat dissipation requirements at high clock frequencies, since <math>P_\mathrm{digital} = \alpha\cdot C_\mathrm{eff}\cdot V_{DD}^2\cdot f</math>, where <math>\alpha</math> is the activity factor of a digital circuit, <math>C_\mathrm{eff}</math> is the effective capacitance being driven, <math>V_{DD}</math> is the supply voltage, and <math>f</math> is the clock frequency. This is evident in Fig. 4, where even though the transistor count increases due to scaling, the power limits the further increase in clock frequencies. Thus, in order to increase performance, designers use "More than Moore" techniques such as parallelism.
  
 
In order to take advantage of these new processes, analog designers have been forced to be more creative and innovative.
 
In order to take advantage of these new processes, analog designers have been forced to be more creative and innovative.

Revision as of 17:25, 12 September 2020

Welcome to EE 220!

Since we are offering this class remotely, there will be many changes to our normal course delivery:

  1. There will be no face-to-face lecture classes. All the material will be made available via this site.
  2. There will be more emphasis on student-centric activities, e.g. analysis, design, and simulations. Thus, you will be mostly "learning by doing". In this context, we will set aside an hour every week for consultations and questions via video-conferencing.
  3. Grades will be based on the submitted deliverables from the activities. Though we will not be very strict regarding the deadlines, it is a good idea to keep up with the class schedule and avoid cramming later in the semester.
Please remember that this semester is very different from those before, and please make sure you inform me if you have any issues or difficulties regarding the class. Also, keep in mind that you will need to pay a bit more attention to your time management as it will play a critical role during the course of the semester.

Let's get started!

CMOS Technology Review

Knowing how integrated devices are fabricated, and how the fabrication process affects the characteristics and performance of these devices, is one of the pillars of good analog circuit design. In analog design, we are interested in the relationships between the fabrication process steps and parameters to the device characteristics and performance.

However, most advances in CMOS fabrication processes are, most of the time, driven by the performance requirements of digital circuits. As we can see in Figs. 1-3, scaling offers significant improvement in device area, speed, and power consumption.

Figure 1: Area improvement[1].
Figure 2: Delay improvement[1].
Figure 3: Power consumption[1].
Figure 4: Scaling and processor performance[2].

In many cases, this reduction in delay, which translates to increased clock frequencies, it not really realized, due to the increased heat dissipation requirements at high clock frequencies, since , where is the activity factor of a digital circuit, is the effective capacitance being driven, is the supply voltage, and is the clock frequency. This is evident in Fig. 4, where even though the transistor count increases due to scaling, the power limits the further increase in clock frequencies. Thus, in order to increase performance, designers use "More than Moore" techniques such as parallelism.

In order to take advantage of these new processes, analog designers have been forced to be more creative and innovative.

Sources

  • Phillip Allen's slides on CMOS fabrication.

References

  1. ↑ 1.0 1.1 1.2 Aaron Stillmaker, Bevan Baas, Scaling equations for the accurate prediction of CMOS device performance from 180nm to 7nm, Integration, Volume 58, 2017, Pages 74-81, ISSN 0167-9260, https://doi.org/10.1016/j.vlsi.2017.02.002.
  2. ↑ Karl Rupp, 42 Years of Microprocessor Trend Data, https://www.karlrupp.net/2018/02/42-years-of-microprocessor-trend-data/
Retrieved from "https://classes.up-microlab.org/index.php?title=CMOS_Technology_and_Fabrication&oldid=1178"