Difference between revisions of "CoE 197U The CMOS Inverter"

From Microlab Classes
Jump to navigation Jump to search
Line 27: Line 27:
  
 
{|
 
{|
|[[File:Timing definitions.png|thumb|400px|Figure: Logic delay definitions <ref name="wu2014"/>.]]
+
|[[File:Timing definitions.png|thumb|350px|Figure: Logic delay definitions <ref name="wu2014"/>.]]
 
|-
 
|-
 
|}
 
|}

Revision as of 18:51, 5 March 2021

The Inverter Voltage Transfer Characteristics (VTC)

The Ideal Inverter VTC

Figure : The ideal inverter voltage transfer characteristic (VTC)[1].

Static Design Metrics

Figure : The non-ideal inverter voltage transfer characteristic (VTC)[1].
Figure : The CMOS inverter voltage transfer characteristic (VTC)[2].

Noise in Digital Circuits

Noise Rejection

Noise Margins

The Regenerative Property of Inverters

Inverter Delay

Figure: Logic delay definitions [1].

Power Dissipation

Figure : The CMOS switching current[3].
Figure : The CMOS transient power dissipation[3].

Energy Consumption

References

  1. 1.0 1.1 1.2 Ming Wu's UCB EE105 (Fall 2014) Lecture 24 Slides (link)
  2. Tsu-Jae King's UCB EECS40 (Fall 2003) Lecture 26 Slides (link)
  3. 3.0 3.1 Tsu-Jae King's UCB EECS40 (Fall 2003) Lecture 27 Slides (link)