Difference between revisions of "CoE 197U"
Jump to navigation
Jump to search
Ryan Antonio (talk | contribs) |
|||
Line 31: | Line 31: | ||
| | | | ||
* [[CoE197U-A1.1]]: IC Fabrication and Scaling | * [[CoE197U-A1.1]]: IC Fabrication and Scaling | ||
+ | * [https://drive.google.com/drive/folders/1PFmtjlx1usOf73PzcLBfkcS8VhDb2Pz8?usp=sharing Lab 00]: Introduction to LTspice | ||
|- | |- | ||
| style="text-align:center;" | 2 | | style="text-align:center;" | 2 | ||
Line 44: | Line 45: | ||
| | | | ||
* [[CoE197U-A2.1]]: MOSFET Characteristics | * [[CoE197U-A2.1]]: MOSFET Characteristics | ||
+ | * [https://drive.google.com/drive/folders/1lW3RflMSI0DUz3Rb2CCvzhABtaKJXQRt?usp=sharing Lab 01]: The MOSFET Switch and The Inverter | ||
|- | |- | ||
| style="text-align:center;" | 3 | | style="text-align:center;" | 3 | ||
Line 57: | Line 59: | ||
* Slides: Logical Effort [https://drive.google.com/file/d/1OmX857DUfy0X_asE1DKYCIrr9TwwMMvX/view?usp=sharing PDF] | * Slides: Logical Effort [https://drive.google.com/file/d/1OmX857DUfy0X_asE1DKYCIrr9TwwMMvX/view?usp=sharing PDF] | ||
| | | | ||
+ | * [https://drive.google.com/drive/folders/1IaQsQZEfm57A4HbENHF_BZrPzi_iwLzQ?usp=sharing Lab 02]: Inverter Characteristics, Ring Oscillator, and Buffers | ||
|- | |- | ||
| style="text-align:center;" | 4 | | style="text-align:center;" | 4 | ||
Line 70: | Line 73: | ||
* Slides: Interconnects [https://drive.google.com/file/d/1Or0KnHb3v0awBcXZHd8CfN2oEP5l3cRj/view?usp=sharing PDF] | * Slides: Interconnects [https://drive.google.com/file/d/1Or0KnHb3v0awBcXZHd8CfN2oEP5l3cRj/view?usp=sharing PDF] | ||
| | | | ||
+ | * [https://drive.google.com/drive/folders/1HtOJQGC0XJqgDrctXn14LnqV1bDGPJv4?usp=sharing Lab 03] : Static Logic Gates and Power-Delay Product | ||
|- | |- | ||
| style="text-align:center;" | 5 | | style="text-align:center;" | 5 | ||
Line 78: | Line 82: | ||
| | | | ||
| | | | ||
+ | * [https://drive.google.com/drive/folders/1blJPdFy2G7IbzKCFb-2kXf1_vAcJGQ9O?usp=sharing Lab 04] : Basic Memory Devices | ||
|- | |- | ||
| style="text-align:center;" colspan="5" | ''Part II: Analog Integrated Circuits'' | | style="text-align:center;" colspan="5" | ''Part II: Analog Integrated Circuits'' |
Revision as of 20:39, 1 March 2021
- Introduction to Analog and Digital Integrated Circuit Design
- Semester Offered: 2nd semester
- Course Credit: Lecture: 3 units (2 units lecture, 1 unit lab)
Catalog Description
IC Fabrication. CMOS gates. Logical Effort. Interconnect. Memory Elements. MOS Amplifiers. Current Sources. Differential Amplifiers. Operational Transconductance Amplifiers. Pre-req: EEE 41 or EEE 131. 5h (2 lec, 3 lab) 3 u.
Syllabus
Module | Topics | Outcomes | Resources | Activities |
---|---|---|---|---|
Part I: Digital Integrated Circuits | ||||
1 |
|
|
| |
2 |
|
| ||
3 |
|
|
| |
4 |
|
|
| |
5 |
|
| ||
Part II: Analog Integrated Circuits | ||||
6 |
|
|
||
7 |
|
|
||
8 |
|
|||
9 |
|
|||
10 |
|
|||
11 |
|
|
||
12 |
References
- Rabaey, Chandrakasan, Nikolic, Digital Integrated Circuits, 2ed., Pearson 2002.
- Gray, Hurst, Lewis, Meyer, Analysis & Design of Analog Integrated Circuits, Wiley 2001.
- Johns, Martin, Analog Integrated Circuit Design, Wiley 1997.
- Design of Analog CMOS Integrated Circuits, Behzad Razavi, McGraw-Hill, 2000.