Difference between revisions of "229-A1.2"
Jump to navigation
Jump to search
Line 34: | Line 34: | ||
VC1 y 0 dc=0 ac=0 | VC1 y 0 dc=0 ac=0 | ||
L1 loR x {L} | L1 loR x {L} | ||
− | VL1 x | + | VL1 x hiR dc=0 ac=0 |
.ends l_match_lp | .ends l_match_lp |
Revision as of 17:13, 6 September 2020
- Activity: Passive Matching Networks
- Instructions: Each activity is structured as a tutorial, and you are expected to download the netlists, run the simulation, and make sure you understand the concepts and ideas presented. Should you have any questions, clarifications, or issues, please contact your instructor as soon as possible.
- If you are new to ngspice, please visit the ngspice Tutorial page.
- At the end of this activity, the student should be able to:
- Design and verify the performance of passive impedance matching circuits using ngspice.
Contents
Case 1:
Let's design a single L-section circuit between a voltage source with output resistance, and an amplifier with input resistance, .
- Calculate the matching factor, ,and the quality factor, .
-
(1)
-
-
(2)
-
- Calculate the value of the reactance parallel to the larger resistance. In this case, the larger resistance is .
-
(3)
-
- Calculate the second reactance, , used to cancel .
-
(4)
-
- If we want a lowpass matching circuit, we need to use a capacitor for , and an inductor for . We can then calculate the capacitor and inductor values for .
-
(5)
-
-
(6)
-
We can then create a SPICE netlist so we can verify the performance of our matching network. For circuits that you will reuse often, it is more often convenient to create a sub-circuit. In this case, a sub-circuit for our lowpass L-section:
1 .subckt l_match_lp hiR loR C=1p L=1n
2
3 C1 hiR y {C}
4 VC1 y 0 dc=0 ac=0
5 L1 loR x {L}
6 VL1 x hiR dc=0 ac=0
7
8 .ends l_match_lp
Note that the two voltage sources, VC1 and VL1, do not affect the circuit since they are set to zero volts. These dummy voltage sources are just there so we can measure the currents passing through the capacitor and inductor.