Difference between revisions of "Passive CMOS Devices"
Line 48: | Line 48: | ||
|- | |- | ||
! Layer | ! Layer | ||
− | ! | + | ! <math>R_\mathrm{sh}\,\mathrm{\Omega/\square}</math> |
! <math>T_C\,\mathrm{[ppm/^\circ C]}</math> | ! <math>T_C\,\mathrm{[ppm/^\circ C]}</math> | ||
! <math>V_C\,\mathrm{[ppm/V]}</math> | ! <math>V_C\,\mathrm{[ppm/V]}</math> | ||
Line 54: | Line 54: | ||
|- | |- | ||
| <math>n^+</math>-polysilicon | | <math>n^+</math>-polysilicon | ||
− | | | + | | 100 |
| | | | ||
| | | | ||
Line 60: | Line 60: | ||
|- | |- | ||
| <math>p^+</math>-polysilicon | | <math>p^+</math>-polysilicon | ||
− | | | + | | 180 |
| | | | ||
| | | | ||
Line 66: | Line 66: | ||
|- | |- | ||
| <math>n^+</math>-diffusion | | <math>n^+</math>-diffusion | ||
− | | | + | | 50 |
| | | | ||
| | | | ||
Line 72: | Line 72: | ||
|- | |- | ||
| <math>p^+</math>-diffusion | | <math>p^+</math>-diffusion | ||
− | | | + | | 100 |
| | | | ||
| | | | ||
Line 78: | Line 78: | ||
|- | |- | ||
| <math>n</math>-well | | <math>n</math>-well | ||
− | | | + | | 1000 |
| | | | ||
| | | |
Revision as of 22:37, 20 September 2020
Passive devices such as resistors, capacitors, and inductors, are commonly used in biasing circuits, feedback networks, and signal or energy storage blocks. However, these passive devices, when built on fabrication processes that are optimized for transistors, may have characteristics different from their ideal or discrete counterparts. In this module, we examine the behavior of passive devices built alongside CMOS transistors.
Contents
Resistors
In standard digital CMOS processes, there is usually no provision for high resistance layers, since resistances are typically deemed bad for digital circuits. But in analog design, we often need well-controlled resistors, with relatively large resistance values.
Sheet Resistance
In order to evaluate if a particular layer could be used as to build a resistor, we look to their sheet resistance. Recall that for a resistor:
-
(1)
-
Where is the sheet resistance of the layer, is the resistivity of the material, is the length along the direction of the current, and , is the cross sectional area normal to the current flow, which is equal to the product of the layer thickness, and is the width of the layer perpendicular to the current flow.
Note that the units of sheet resistance is since is the resistance of a square, i.e. when . Table 1 shows indicative sheet resistance values of the common conductive layers in a CMOS process:
Layer | Sheet Resistance |
---|---|
Metal | |
Polysilicon | |
or Diffusion | |
-well |
An illustrative cross-section of resistors using these layers are shown in Figs. 1 and 2.
In a CMOS process optimized for digital circuits, the low sheet resistances of the semiconductor layers are due to a low-resistance silicide layer deposited on top of the semiconductor layer, as shown in Fig. 3. In analog CMOS processes, we are usually given the option to place a silicide block, i.e. to prevent the silicide layer from being deposited on specific locations on the die. Table 2 contains illustrative values of the sheet resistance of the semiconductor layers with the silicide block option.
Layer | ||||
---|---|---|---|---|
-polysilicon | 100 | |||
-polysilicon | 180 | |||
-diffusion | 50 | |||
-diffusion | 100 | |||
-well | 1000 |
Note that the non-silicided layers have significantly larger sheet resistances.
Temperature and Voltage Coefficients
In general, semiconductor resistor values change with temperature and applied voltage, and to describe these changes, we use temperature and voltage coefficients:
-
(2)
-
Where is the nominal resistance value at some reference temperature , is the temperature coefficient, is the voltage coefficient, is the body voltage coefficient, and are the terminal voltages, and is the bulk or body voltage.
In semiconductors, we know that the resistivity is a strong function of temperature, roughly due to two mechanisms:
- Increasing the temperature increases the number of free carriers, thus lowering the resistance, resulting in negative temperature coefficients.
- This increase in free carriers increases the probability of scattering events or collisions, increasing the effective resistance, resulting in positive temperature coefficients.