Difference between revisions of "Passive CMOS Devices"

From Microlab Classes
Jump to navigation Jump to search
Line 13: Line 13:
 
|-
 
|-
 
| Metal
 
| Metal
| <math>50-70\,\mathrm{\frac{m\Omega}{\square}} \pm 30\mathrm{%}</math>
+
| <math>50-70\,\mathrm{\sfrac{m\Omega}{\square}} \pm 30\mathrm{%}</math>
 
|-
 
|-
 
| Polysilicon
 
| Polysilicon
| <math>5\,\mathrm{\frac{\Omega}{\square}}</math>
+
| <math>5\,\mathrm{\sfrac{\Omega}{\square}}</math>
 
|-
 
|-
 
| <math>n^+</math> or <math>p^+</math> Diffusion
 
| <math>n^+</math> or <math>p^+</math> Diffusion
| <math>5\,\mathrm{\frac{\Omega}{\square}}</math>
+
| <math>5\,\mathrm{\sfrac{\Omega}{\square}}</math>
 
|-
 
|-
 
| <math>n</math>-well
 
| <math>n</math>-well
| <math>1-5\,\mathrm{\frac{k\Omega}{\square}} \pm 40\mathrm{%}</math>
+
| <math>1-5\,\mathrm{\sfrac{k\Omega}{\square}} \pm 40\mathrm{%}</math>
 
|-
 
|-
 
|}
 
|}

Revision as of 20:34, 20 September 2020

Passive devices such as resistors, capacitors, and inductors, are commonly used in biasing circuits, feedback networks, and signal or energy storage blocks. However, these passive devices, when built on fabrication processes that are optimized for transistors, may have characteristics different from their ideal or discrete counterparts. In this module, we examine the behavior of passive devices built alongside CMOS transistors.

Resistors

In standard digital CMOS processes, there is usually no provision for high resistance layers, since resistances are typically deemed bad for digital circuits. But in analog design, we often need well-controlled resistors, with relatively large resistance values. In order to evaluate if a particular layer could be used as to build a resistor, we look to their sheet resistance. Recall that for a resistor:

 

 

 

 

(1)

Where is the sheet resistance of the layer, is the resistivity of the material, is the length along the direction of the current, and , is the cross sectional area normal to the current flow, which is equal to the product of the layer thickness, and is the width of the layer perpendicular to the current flow. The table below shows indicative values of the common conductive layers in a CMOS process:

Layer Sheet Resistance
Metal
Polysilicon
or Diffusion
-well

Capacitors

Inductors