

CoE 163 Computing Architectures and Algorithms

03c: x86 Assembly Reference

SYNTAX

Unlike MIPS, the destination is implied to contain one of the operands to instructions that require at least two operands

x86 has two major syntax flavors: AT&T and Intel.

- AT&T is common in Linux systems.
- Intel is common in Windows systems.

For the rest of the discussion, we will be using Intel syntax - more specifically the NASM flavor.

REGISTERS

REGISTER NAMES

STATIC DATA

Memory data can be initialized in the . data section of the code. Each variable should be on a separate line and denoted as follows: <name> <size> <data>

STATIC DATA

Arrays and strings can also be initialized in the . data section.

section .data

Example

bytes TIMES 7 DB ? ; 7 uninit bytes abx TIMES 25 DQ 0 ; 25 qwords inited to 0 mystr DB 'hello', 0 ; null-terminated string

MEMORY ADDRESSING

Memory addresses are denoted by square brackets [].

Up to two registers and one signed constant can be added together to form a memory address. One of the registers can be pre-multiplied by 2, 4, or 8.

MEMORY ADDRESSING

The example below shows some of the incorrect ways to compute memory addresses.

mov [rax + rbx + rcx], -FEh mov rsi, [rbx - rcx]

SIZE DIRECTIVES

Size directives are used to label how many bytes of the content should be used for an operation. This is required to infer how many bytes to get from a memory cell.

BASIC INSTRUCTIONS

mov <R/M/I>, <R/M/I>

Move contents of B into A.

Note that you cannot move contents directly from one memory cell to another using this instruction. A mov to a register should be done first.

push <R/M/C>

Push operand into the stack.

The register rsp is decremented by 8 first, and then the *8-byte content* of the operand is moved into the address pointed to by rsp.

$pop < R/M$

Pop something from the stack.

The *8-byte content* at the address pointed to by rsp is saved into the operand first, and then the rsp is decremented by 8.

lea <R>, <M>

Get memory address of a cell.

This operand loads the *effective address* of the second operand, not its contents. R will contain a "pointer" to the memory cell M.

add $\langle R/M/C\rangle$, $\langle R/M/C\rangle$ sub $\langle R/M/C\rangle$, $\langle R/M/C\rangle$

Add or subtract operands

These instructions add or subtract the two operands and store the result into first operand. Like mov, only one of the operands may be a memory location.

add rax, rbx add WORD $\lceil \text{rax} + 3 \rceil$, Fh sub WORD Fh, [rbx]

inc <R/M> dec <R/M>

Increment or decrement an operand by 1.

inc rdx inc DWORD [rax] dec DWORD [rdx + FFh]

imul $\langle R \rangle$, $\langle R/M \rangle$ imul $\langle R \rangle$, $\langle R/M \rangle$, $\langle C \rangle$

Multiply two numbers and store the result in the first (register) operand.

The two-operand version multiplies the two operands while in the three-operand version, the second and third operands are multiplied.

imul rbx, rax imul QWORD rax, [rbx + 9] imul rax, rbx, FFh imul QWORD rax, [4 * rsi], EFh

idiv <R/M>

Divide two numbers with the operand as divisor.

The divided should be stored in rdx (MSB) and rax (LSB). The quotient is stored in rax while the remainder is in rdx.

mov rdx, 0 mov rax, deadbeefh idiv 0ff1ceh

and $\langle R/M/C\rangle$, $\langle R/M/C\rangle$ or <R/M/C>, <R/M/C> xor <R/M/C>, <R/M/C>

Perform various bitwise operations.

These instructions operate on the two operands and store the result into first operand. Like mov, only one of the operands may be a memory location.

and rax, rbx or QWORD [rax], 1h xor FEE7h, rdx

not <R/M>

Invert bits of the operand contents.

not FEFh not QWORD [rax + 16]

neg <R/M>

Negate the operand contents.

The negation works using two's complement.

neg rdx neg QWORD [rbx + 9]

shl $\langle R/M \rangle$, $\langle R/C \rangle$ shr $\langle R/M \rangle$, $\langle R/C \rangle$

Shift bits of first operand by some amount.

These instructions shift the bits by some 8-bit amount modulo 64 specified in the second operand. This operand can either be an 8-bit constant or the c1 register.

mov cl, 3 shl rax, cl shr QWORD [rbx], 3

CONTROL FLOW INSTRUCTIONS

CONTROL FLOW

Unlike MIPS, branch instructions are merged into jump instructions.

Conditional jumping is checked based on a register named *machine status word* (MSW), which is changed based on the last arithmetic operation among other things.

jmp <L>

Move the program counter some memory location.

loop: mov rax, Fh jmp loop

Example

25

Move the program counter some memory location depending on the MSW.

Move the program counter some memory location depending on the MSW.

cmp $\langle R/M \rangle$, $\langle R/M/C \rangle$

Compare contents of two operands.

The MSW is set depending on the result of this comparison, and is equivalent to sub with the result discarded. This is usually used before a J-type instruction.

SUBROUTINE INSTRUCTIONS

SUBROUTINES

Subroutine handling is similar to MIPS, which starts with pushing the current program counter (PC) to the stack and then jumping to the start of the subroutine.

When the subroutine ends, it is imperative to clear the stack so that the top of it contains the previous PC.

$\overline{\text{call } **L**}$

Call subroutine starting at some location

This is similar to jmp except that the current PC is pushed to the stack and then a jmp is performed to the label.

ret

Exit from subroutine

This is similar to jmp except that the stack is poped and then a jmp is performed to the address pointed by it as if it is the PC.

CALLING CONVENTION: SYSTEM V (LINUX)

x86_64 CALLING CONVENTION

- For easier tracking of the conventions, you can write a *prologue* and an *epilogue* around the call instruction, and at the start and end of the subroutine.
- Note that the stack grows down, so the SP should decrement when something is pushed into the stack.

x86_64 CALLER RULES

- Push caller-saved register values into the stack - $r8, r9$, and any registers used as parameters to a subroutine.
- Place the first six parameters into these registers in order: rdi, rsi, rdx, rcx, r8, r9.
- The seventh and other parameters should be pushed into the stack starting from the last one.
- Once everything has been prepared, use call to go to the subroutine.

x86_64 CALLER RULES

- Once the subroutine returns, the return value should be in rax
- Next, pop any parameters from the stack.
- Finally, restore caller-saved registers values by popping from the stack.

x86_64 SUBROUTINE RULES

- Allocate space for local variables by decrementing the stack pointer (SP) by the size needed.
- Push callee-saved register values into the stack - rbx, rbp, r12-r15.
- Once everything has been prepared, the subroutine can now proceed.
- Once the subroutine is finished, the return value should be saved in rax.

x86_64 SUBROUTINE RULES

- Next, restore callee-saved registers values by popping from the stack.
- Deallocate space for local variables by incrementing the stack pointer to its original value before the subroutine started.
- Finally, use ret to exit the subroutine.

Caller-saved (call-clobbered)

Scratch registers that the one calling the subroutine should "save" to the stack if the relevant register contents are useful.

Callee-saved (call-preserved)

Preserved registers that the subroutine should either not change or "save" its original contents if they will be used.

The stack pointer rsp is saved when a call is used.

x86_64 CALLING CONVENTION

In the example below, only the parameter registers (rdi, rsi) were edited, so there's no need to write a prologue. Note that the return value should be in rax!

section .text

global main global add_ints

main: ; prologue mov rdi, 2 mov rsi, 3

call add_ints

x86_64 CALLING CONVENTION

In the example below, only the parameter registers (rdi, rsi) were edited, so there's no need to write a prologue. Note that the return value should be in rax!

add_ints: mov rax, rdi add rax, rsi

ret

CALLING CONVENTION: MICROSOFT (WINDOWS)

x86_64 CALLER RULES

- Push caller-saved register values into the stack - rbx, rbp, and any registers used as parameters to a subroutine.
- The stack pointer should be 16-byte aligned, so a necessary increment to the stack pointer may be required.
- Allocate 32 bytes of free space on the stack for the first four parameters of the subroutine.
- Place the first four parameters into these registers in order: rcx, rdx, r8, r9.

x86_64 CALLER RULES

- The fifth and other parameters should be pushed into the stack starting from the last one.
- Once everything has been prepared, use call to go to the subroutine.
- Once the subroutine returns, the return value should be in rax
- Next, pop any parameters from the stack, including the 32 bytes of free space.
- Finally, restore caller-saved registers values by popping from the stack.

x86_64 SUBROUTINE RULES

- Allocate space for local variables by decrementing the stack pointer (SP) by the size needed.
- Push callee-saved register values into the stack - rbx, rbp, r12-r15.
- Once everything has been prepared, the subroutine can now proceed.
- Once the subroutine is finished, the return value should be saved in rax.

x86_64 SUBROUTINE RULES

- Next, restore callee-saved registers values by popping from the stack.
- Deallocate space for local variables by incrementing the stack pointer to its original value before the subroutine started.
- Finally, use ret to exit the subroutine.

Caller-saved (call-clobbered)

Scratch registers that the one calling the subroutine should "save" to the stack if the relevant register contents are useful.

Callee-saved (call-preserved)

Preserved registers that the subroutine should either not change or "save" its original contents if they will be used.

The stack pointer rsp is saved when a call is used.

x86_64 CALLING CONVENTION

The prologue aligns the stack pointer and allocates for the first four parameters in a single instruction.

x86_64 CALLING CONVENTION

In the example below, only the parameter registers $(rc x, r dx)$ were edited, so there's no need to write a prologue. Note that the return value should be in rax!

RESOURCES

- [x86 introduction](https://courses.cs.washington.edu/courses/cse351/18wi/lectures/07/CSE351-L07-x86-Intro_18wi.pdf) from the University of Washington (US)
- [x86 reference](https://aaronbloomfield.github.io/pdr/book/x86-64bit-asm-chapter.pdf) from the University of Virginia (US)
- [Microsoft x64 calling convention](https://docs.microsoft.com/en-us/cpp/build/x64-calling-convention?view=msvc-170&viewFallbackFrom=vs-2019)
- [NASM documentation](https://www.nasm.us/xdoc/2.15.05/html/nasmdoc0.html)

CoE 163 Computing Architectures and Algorithms

03c: x86 Assembly Reference